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VI ABSTRACT 
For transmission of data from the computer to the pe- 
ripheral, the computer initially clears a flipflop which 
provides a select signal to a multiplexer. When the com- 
puter is ready to provide data to the peripheral, it pro- 
duces a data available signal or data strobe signal while 
the data is being provided to the interface. Setting of the 
flipflop causes a gate connected thereto to provide to 
the peripheral a signal indicating that the interface has 
data available for t r ~ s s i o n  thereto. In rceponee 
thereto, the peripheral provides an acknowledge or 
strobe signal to transfer the data to the peripheral, This 
acknowledge signal is also provided to $he gate to shut 
off the signal bein8 provided td the peripheral. Setting 
of the flipflop also causee the multiplexer to change, 
state so that it now can multiplex the acknowledge 
signal to the pulse generator. The pulse generator then 
resets the flipflop, so that it is now ready for transmis- 
sion of more data from the computer to the peripheral. 
For transmission of data from the peripheral to the 
computer, the computer presents the initially cleared 
flipflop. The multiplexer can now multiplex to another 
pulse generator a data request signal from the peripheral 
indicating that the peripheral has data available for 
transmiaeion to the computer. This signal and the signal 
produced by the present flipflop are provided to an- 
other gate which in response thereto provides an ac- 
knowledge signal to indicate that the interface is ready 
to receive such data from the peripheral and to strobe 
that data into the interface. The set flipflop also causes 
the multiplexer to multiplex to another pulse generator 
a received delayed version of the peripheral data re- 
quest signal. This multiplexed signal causes the other 
pulse generator to reset the flipflop, thereby shutting off 
the acknowledge signal to the peripheral, Reset of the 
flipflop also permits the multiplexer to multiplex a data 
request signal from the computer, indicating that the 
computer is receiving the peripheral data from the in- 
terface, to the second pulse generator. The second pulse 
generator then toggles the flipflop to set. The interface 
is now ready to transmit more data from the peripheral 
to the computer. 
6 Claims, 31 Drawing Figures 
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being interfaced, having different speeds of operation, For transmission of data from the computer to the 
and it is decided to transmit information or other signals ripherd, the computer initially clears a flipflop which 
therebetween, the different speeds can cause loss of provides a select signal to a multiplexer. The output of 
such information or other signal. Also, two different the multiplexer is connected to a pulse generator whose 
devices w i g  interfaced can have different interrupt 30 output is connected to trigger or toggle the flipflop and 
handling seq~en~es,  90 that provision of an intempt cause it to change state. When the computer is ready to 
from a peripheral device to a computer having different Provide data to the Peripheral, it Produces a data avail- 
interrupt b a n g  sequences can result in sloppy inter- able signal or data strobe signal while the data is 
down he provided to the interface. Clearing of the flipflop h a n a g ,  las of interrupts, and 
resulting from an being 
received. Also, it is necessary to provide some means of 
having one device inform the other when interrupt 
but not 35 the r to multiplex this signal to the pulse 
h sets the flipflop. setting ofthe flipflop 
causes a @k c o n n w  &ereto to Provide to the p- 
ripheral a signal indicating that the interface has data 
available for transmission thereto. In response thereto, 
40 the peripheral signal provides an acknowledge or strobe 
signal to transfer the data to the peripheral. This ac- 
the signal being provided to the peripheral. Setting of 
the flipflop also causes the multiplexer to change state 
the pulse generator. The pulse generator then 
flipflop, so that it is now ready for transmision 
sion of data from the peripheral to the computer, the 
tiplexer can now multiplex to another pulse generator a 
data request signal from the peripheral indicating 
handling errors and other errors occur; otherwise, one 
device can go down or become inoperative because of 
an error without so informing the other device, which 
Also’ if several are together interfaced to an- 
Other *vice On the same errors can Occur if 
the latter device is not informed as to which of the 45 so that it now can multiplex the 
several devices it is communicating with, particularly if 
one of these several devices is generating an interrupt 
ceiving and to 
device has a number Of vo lines than the Other 
device, then it is necessary to utilize ody  the available 
information or data information) 
same line, the receiving device 
unable to determine the nature of the information being 
coIotinue to Provide data Or Other thereto* howledge is also provided to the gate to shut off 
si 
thf!refor* Also, it is to inform the re- data from the computer to the peripheral. For t ransh-  
hWIl% that that device is ready to XWAve Same. If One 50 computer presets the initially cleared flipflop. The mul- 
what so* Of signals these 
lines. If more than one type of signal (such 88 status for transmission to t 
result in confusion in the system s 
ice is providing status information o from the peripheral and to strob 
interrupt rather than status information from a data 
transfer so that it would appear that the transmitting 60 
device was procesSing data when it was generating an 
interrupt. Without servicing of the * 
mitting device would not return to its no 
operation, and confusion in the system and d 
would result without the system 
such problems itself. This is especially true where 
device cannot control when the other device could 
generate an interrupt. generator. The second pulse generator then toggles the 
4,446,459 
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display generators from the controller. A display gener- put enablehigh-impedance output function for tristate 
ator can include one or more keyboards and displays. multiplexers L11, L10 and L9. 
Inputs are received from two separate ports (denoted 0 As can be seen from FIG. 6, the present preferred 
or 1) or sets of pin locations, one port per display gener- 25 embodiment of the uresent invention is caDable of bidi- 
ator, on the left side of FIGS. 1A and 1C. However, any 
number of ports or displays can be serviced if approph- 
ate numbers of servicing components are utilized. To 
ensure that a chip failure on one driver-receiver section 
would not adversely effect the other driver-receiver 30 
section, two separate sets of circuits are utilized. Differ- 
ential receivers MS and M6 together are connected to 
receive eight-bit bytes or words of information from 
port 0 in differential form, and differential receivers M9 
and M10 are connected to receive eight-bit bytes or 35 
words from port 1 in differential form. Differential 
receivers M5 and M9 each receive the four most signifi- 
cant bits of its respective byte, and differential receivers 
M6 and M10 each receive the four least sisnificant bits 
of its respective byte. Each device M5, M6, M9 and 40 
M10 receives four bits in differential form on two lines 
per bit, and produces the four bits in binary form on one 
line each. Differential transmission between displays 
and interfaces reduces transmission errors, especially in 
electrically noisy environments, since any noise would 45 
affect both differential lines for any particular bit and so 
could be eliminated at the receiver. 
To multiplex signals from all ports to a common bus, 
the four most significant bits from each port are pro- 
vided to both tristate multiplexers FlO and L11, and the 50 
four least signifcant bits from each port are provided to 
tristate multiplexers F11 and L10. Two parity bits, 
BOOW and lDBlOPO are for each port are pro- 
y tristate inverting multi- 
a “1” final digit indi 
state of the parity bi 
whether the received byte should have an odd or even 
60 
for correspondence. 65 
interrupt signal for 
a status byte which is als 
rectional transmissi6n of data betwen dispiay and com- 
puter. This capability, which reduces the amount of 
states. Lines MDB08-MDBlS from FIG. 1 are provided 
to quad bus transceivers Hl  and H2. Data from the 
computer output data register appears on pins H1-2, 
Signal RCV- l(TR=O) (receive- 1, transmit=O) from 
FIG. 3 is provided to pins H1-9 and H2-9 to control the 
direction of data flow on lines MDB08-MDB15. For 
this embodiment, if signal RCV=l (TR-0) is high, 
then the data on lines MDB08-MDBlS from the display 
passes through devices H1 to H2 to lines ODBO- 
81-ODB151 to the computer which receives same. 
Without an ODR signal (discussed below) from this 
embodiment, the display will not accept data from dif- 
ferential drivers M1, M14, M2, or M15. Otherwise, the 
data from the computer appears on lines ODBO- 
81-ODB151 and MDBOS-MDBlS are devices L9, L10 
and L11 produce a high impedance output. Differential 
drivers M1, M14, M2 and M1S then provide the com- 
puter data to the appropriate display in differential 
form. Drivers M1 and M2 transmit to one port, such as 
port 0, and drivers M14 and M1S transmit to the other 
port, such as port 1. The data from the computer now 
appearing on lines MDB08-MDB15 is provided to par- 
ity generatodchecker L8 of FIG. 1D which produces a 
parity bit signal on line MDB16. This signal is inverted 
and provided to differential drivers M13 and M3 for 
transmission in differential form to the display. Signal 
the computer to this 
byte. Connectors P1 
and P2 provide data to and from, respectively, a dis- 
play, on port 0; connectors P4 and P3 provide data to 
H1-5, Hl-11, H1-14, H2-2, H2-5, H2-11, and H2-14. 
tem of FIG. 2, and receives Signal BSYO (Busy) at pin 
12 from pin K6-6 as discussed, below. If either signal 
goes low (active), pin M12-11 produces a high signal 
9 
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at its 1Y and 2Y outputs, respectively. A high ODAl 
signal from either port, passing through OR gate 55, and 
inverter 57, is provided as signal ODAO to input 2A of 
multiplexer K11 at pin K11-5. Signal BLEVEL at out- 
put pin Kll-7 then goes high, as does AND gate input 
pin F5-5. The approximately 10 nanosecond delay 
caused by inverter K10 causes pin K10-4 to remain high 
for approximately 10 nanoseconds. AND gate output 
pin FS-6 thus produces an approximately 10 nanosecond 
high pulse. Since signal TR=1 is active and high in 
transmit mode, AND/OR INVERT device K9 con- 
verts the high pulse from pin F5-6 to a low pulse. Since 
flipflop K6 need no longer be set and active, this low 
pulse as signal CLKBSY PULSE0 clocks flipflop K6 to 
reset. Before the ODA is received, pins 55-9 and 55-10 
are low, so pin 55-8 is low, pin 57-8 (signal ODAO) is 
high, pin K8-12 is low, pin K8-10 is high, pins K5-9 and 
K5-10 are high, and pin K5-8 and signal ODRl can 
remain high. When a high ODAI is received from either 
port, pin OR gate output pin 55-8 goes high, inverter 
output pin 57-8 goes low, inverter output pin K8-12 
goes high, and inverter output pin K8-10 goes low, 
forcing low AND gate input pins K5-9 and K5-10 and 
thus signal ODR1. Thus, in response to the computer’s 
DAG data available signal, data was transmitted from 
the computer to the interface, flipflop K6 was set, signal 
ODR was generated and provided to the appropriate 
display generator to strobe the data thereto, and signal 
ODA was received to reset flipflop K6, return multi- 
plexer (MUX) K11 to its “ B  select to receive another 
DAG signal, and remove the ODR signal. Again, posi- 
tive handshaking for data transfer between computer 
and interface, and between interface and a peripheral or 
data handling device is provided, and problems in- 
volved in transfer of data between devices of different 
speeds are avoided, to prevent slop, loss of data and 
other errors in the system. Since the interface handles 
data transfers with each device at that device’s speed, 
problems resulting from different device speeds are 
avoided. 
Each command byte from the computer to the inter- 
face is accomplished by a high signal CMGl (command 
gate). Receipt of this high signal at inverter input pin 
512-1 and at NAND gate input pin K7-10 results in 
production of a 90 nanosecond low pulse at NAND 
gate output K7-8. This low pulse is provided as signal 
CMDCLRBSYO to pin K6-1 to clear BSY flipflop K6. 
Signal SCLRO is also connected, via AND gate input 
pin L5-12, to clear flipflop K6. 
In the embodiment described herein, device address 
EO is used by computer 13 to command interface 11, 
and to receive the interface’s status. Device address E l  
is used to receive interrupts from display generator or 
other device 15. Address E2 (and/or E3) is used by the 
computer 13 to communicate with a display generator 
or other device 15. These computer 13 device addresses 
permit the computer to communicate with these differ- 
ent functions. When address E2 or E3 is used, ADDS 
140 will be true or active. 
This embodiment of the present invention can pro- 
vide interfacing and intercommunication, such as for 
transfer of data or signals or other communication, 
between a Perkin-Elmer Systems Interdata 8/32 Intelli- 
gent Controller computer and Aydin Controls Display 
Generators such as the Aydin 5215. An MDB Universal 
Logic Interface can be used to connect the present 
embodiment to the Interdata 8/32. Some terms used 
herein regarding external signal designations and byte 
formats and format designations are those utilized for 
these devices. For example, see Aydin 5215 Training 
Manual No. 150-6040-008. However, it should be un- 
derstood that the present invention can be u t i l i  with 
5 other computers or controllers than the Interdata 8/32, 
and can be utilized with other peripherals and data 
handling devices than the Aydin Controls Display Gen- 
erator. Also, the present invention can be used with 
other interfixes than the MDB Universal Logic inter- 
lo face, or without any such additional interfacing. Adap- 
tation of the embodiment described herein is of course, 
easier if the format and signal requirements of the above 
devices, and the devices to be interfaced, are similar. 
Such as is shown in FIG. 7, the interface of the pres- 
l5 ’ ent invention 11 can provide interfacing between a 
computer or controller 13 and one (or more) peripherals 
or data handling devices 15 such as a keyboard with 
CRT display. The interface 11 can provide transfer of 
2o data, interrupts and other signals, and other intercom- 
munication, between computer 13 and device 15. 
The present invention provides rapid, reliable inter- 
facing, with reduced downtime. 
Initially, such as at power up, the computer or a user 
25 of the computer will call for a master clear of the over- 
all system. A low SCLROO system clear signal is then 
provided to the present interface. This signal starts a 
process in which the address flops are cleared to 002 
(‘EO16’) , the status flops are cleared, the interrupt cir- 
Using EO16 El16, and E216 for Device Addresses on 
the Interface if the computer interrogates the status of 
address ‘EO’, it will be provided with a status byte hav- 
ing the following format: 
30 cuitry is reset and the BSY flop is cleared. 
35 
INTERRUPT REG LOADED 
TE 
DEV T/O 
PE 
HCB 
EXAMINE 4 LINE 0 RUPT 
EOM 
DEVICE UNAVAILABLE 
40 
45 A logical ‘1’ in any bit position can be a true state (Le., 
an ‘01’ byte indicates a Device Unavailable condition). 
The present embodiment requires a command byte to 
set up for conversing with a display generator, port 
selection (there are two ports on the board, ‘0’ or ‘l’), 
50 enabling interrupts, and both hard and soft initialization 
of the display generators. The command byte is sent out 
from the computer in the following format: 
55 VFSELECTO= 1 = 1 
PORT 0 RUPT ENABLE = 1 
PORT 1 RUPT ENABLE = 1 
PORT 0 FORCE ERROR (SOFT) = 1 
PORT 1 FORCE ERROR (SOFT) = 1 
PORT 0 RESET (HARD) = 1 
PORT 1 RESET (HARD) = 1 
60 R C V = l , T R = O  
Also, a command byte of ‘XFlfj’, wherein the four most 
65 significant bits are “don’t care” and the four least signif- 
icant bits are all ones, will cause a Command Clear of 
the interface board. This is to enable clearing the inter- 
face to a lesser extent than an SCLRO. 
4,446,459 
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If the computer interrogates or senses the status of 
device “El”, the present embodiment provides to the 
computer a status byte of this format: 
Ks-12 and provides an enable for the BSY circuitry at 
~ 9 - 9 .  
With the computer providing a true DAGIO, this low 
will give a logical ‘1’ at F8-10. This signal DAG1 
K11-1 is high at this time because the BSY flop is 
cleared. This high condition selects the ‘B’ inputs to the 
BSY Mux. 4 ns after DAGll goes high pin 7 of K11 
goes low. When DAGll goes low Kll-7 will be high. 
10 K10-4 will remain high for 11 nsec. This will provide an 
11 nsec pulse out on F5-6. TR e: 1 is high enabling a low 
pulse out of K9-8. This low will condition the clock 
input on K6-3 the BSY flop. At the rise of 
The six least significant bits are provided by the display CLKBSYPULSE 0 the BSY flop will set, providing 
generator. At this time the two other addresses @2 and l5 enables on K5-5 for IDA, M-13 for ODR and BSYl on 
E3) will give the same status byte no matter which F15-2 for status on line 2. 
address is statused. This status byte is mainly for the The low out on K6-6 will switch the select on the 
benefit Oftransfern via direct memOrY BCCeSS. Thefie bits K11 mux to await an ODA from the display generator. 
are aligned so as to provide posithe feedback for direct This low will also set up the “D” input on the BSY flop 
memory weS8. This byte is configured for devices 2o to allow clearing the flop with the receipt of the 
under direct memory access in the following format: ODA, 
When K5-13 goes high an ODRl will be true on 
K5-8. This “one” will provide the signal to N4-2 & 4. 
The I/F 01 and I/F 11 levels will provide the proper 
port with an ODR. This ODR will clock the data into 
With an ODA from the display generator there is a 
resulting CLKBSYPULSE 0 out of K9-8. This resets 
3o BSY K6 which will select the “B” inputs on the K11 
mux. BSY being cleared will disable the ODRl gate at 
TO transmit data from the computer to a display genera- Anytime BSY 0 goes low or ADDsiM is low, the 
tor on port ‘0’’ a ~ ~ 3 ~ a n d  byte of ‘60’ is sent to the ’555 at L15 is activated. This timer will provide a 1 Khz 
interface. This byte is first latched into a ‘273 octal signal into ~3-4 .  ne last status Request preset this two 
D-type flop at F4 By cMG1* with the fall ofCMG1 the 35 stage counter to the value of the switches at L4. For 
output of 51-12 will go high, strobmg into 54 the com- every alteration of fie signal at ~3 -4 ,  the is 
mand sent from the processor. The H4 location counted down by one. At the count of zero in both L2 
should be replaced with direct wire-to-wire connec- and w the next up-clock on L3-4 provide a low out 
at L2-13. Due to the ’LO4 at 510-6, there will be a 30 tions to continue the bus. 
ALTERNATE 5 start the BSY circuit at Kll-6. 
MULTIPLE 
DC3 ADDRESS BIT 2’ 
DC3 ADDRESS BIT Zo 
TI 
TE 
EOM 
SOM 
NOT USED 
NOT USED 
BUSY the display generator. 
EXAMINE 4 LINE 3 
NOT USED 
NOT USED 
EOM 
DEVICE UNAVAILABLE 
K5-8. 
F4-1 Will be low with this command. This low iS Seen 4o nsec low level at ~6 -8 .  B~ is inverted by ~8 and then 
enables the signal DEVT/OPLSO low at F73  for 30 On F9-11‘ The signal at F9-10 go high making 01 a true signal. I /F 01 being true conditions 52-12 for 
clock signal from the display generator on port 0 (if no 
display generator is present, this will develop a Device 
Unavailable signal at H13-4 for the status mux at F14), 
and enables the setting of the Transmit Error flop (H3) 
if a T.E. interrupt occurs on port communica- 
port. 
H1& H2. These Quad Bus Transceivers lead directly to 
the f d  data output drivers to both ports (Ml, M2, (Other than a ‘Om- 
~ 1 4 ,  ~15). hother  part ofthis data transmiwion is the 55 mand clear ‘XF16’) with the LSB set will set the inter- 
generating of an odd parity bit to accompany the data face uPt to accept data from the D*G* and transfer this 
going out. H1& H2 pins 1,4,12, and 15 are bussed with data to the computer bus Or storage in memory. 
the Receive data bits to form the Middle Data Bus. This This level also conditions the input of 52-1 to gener- 
bus is used to generate parity on transmit and check ate a delayed, @e edge (RCVG1) Which Will Set the 
parity on a receive from the data generator, L8-5 is the 60 BSY flop K6, also Conditioning the handling of IDRl 
even output from the ’SBO parity generator/checker. and subsequent toggling Of the BSY Circuitry, thus 
The data being transmitted is supplied to the ’5280 in a providing the IDA signals necessary to data transmis- 
1’s complement format, thus a low on pin 5 is the 1’s sion from the display generator. 
complement of an odd parity bit being generated. This After about 120 ns, the input at H8-4 will go high and 
bit is inverted to be shipped out with the data bits at M3 65 along the pin 5 enable pin 6 to go high conditioning 56-6 
and M13. to go to a ‘one’ with the receipt of an IDRl from the 
At F9-12 a high will be present indicating a true display generator. This high level provides the last 
signal TR= 1. This signal enables the ODRl gate at enable for the IDA signal at €3-6. Also, the K l l  multi- 
nsec. an IDA to be Presented On Port ‘2 the video This signal DEVT/OPLSO is down long enough to 
45 set the Device Time Out flop. L14-5 will go high, pro- 
viding the DEV T/O bit to the status rnux at F13-11. 
The low at L14-6 is presented to F6-13 to generate 
LINEORUPTPLSO at a low level thus starting an inter- 
50 quence at this time, it should suffice to say that a status 
tions are in progress with a display generator on that rupt sequence. without the se- 
request will preset the counters at L2 and L3, and a 
signal ch’fDcLRo flop at 
A low level on 54-19 will set the interface up in 
Transmit mode. This low level is felt at Enable pin 9 on reset the Device 
L14* 
The Of a command 
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grated circuit. Exclusive-OR gate L7 can, for example, 
be a l-gate portion of a Texas Instruments SN74S86 Referring again to FIG. 5, gates H11, H11, J l l  and 
Schottky quad EXCLUSIVE-OR gate integrated cir- 35 J l l  can, for example, each be half of a Texas Instru- 
cuit. NAND gates F7, L13, L13, L13 and L13 can, for ments SN74S20 Schottky dual 4-input NAND gate 
example, each be a 1-gate portion of a Texas Instru- integrated circuit. Devices J10, J10, K12, K8 and J10 
ments SN54S00 or SN74S00 Schottky quadruple 2- can, for example, each be 1/6 of a Texas Instruments 
input NAND gate integrated circuit. NAND gates 58 SN54L04 or SN74L04 hex inverter integrated circuit. 
can, for example, each be a 1-gate portion of a Texas 40 Devices J9 and J9 can, for example, each be f of a Texas 
Instruments SN74S10 Schottky triple 3-input NAND Instruments SN5400 or SN7400 quad 2-input NAND 
gate integrated circuit. Flip flops H3, H3, K14 and K14 gate integrated circuit. Flip flops H10, H10, 513, 513, 
can, for example, each be a 1-flip flop portion of a Texas L14, H7, H5, H7, H6, H6 and H5 can, for example, be 
Instruments SN74S74 Schottky Dual D flip flop inte- half of a Texas Instruments SN74S74 Schottky dual D 
grated circuit. Octal D-type devices F4 and 54 can, for 45 flip flop integrated circuit. Gates H8 and N4 can, for 
example, each be a Texas Instruments SN74273 inte- example, each be 4 of a Texas Instruments SN5408 or 
grated circuit. Devices J1, K10 and K10 can, for exam- SN7408 quad 2-input AND gate integrated circuit. De- 
ple, each be a portion of a Texas Instruments SN74LS04 vice F9 can, for example, be 1/6 of a Texas Instruments 
hex inverter integrated circuit. Devices 512 & 512 can, SN54H04 or SN74H04 hex inverter integrated circuit. 
for example, each be a portion of a Texas Instruments 50 Two to four decoder H9 can, for example, be a Texas 
SN54L04 or SN74L04 hex inverter integrated circuit. Instruments SN74S139 integrated circuit. Devices 57, 
Device H13 can, for example, be a half of a Texas In- 57, J1, Jl ,J7 and 57 can, for example, each be 1/6 of a 
struments SN54123 or SN74123 l'TL/monostable mul- Texas Instruments SN74S04 hex inverter. Gates F7 and 
tivibrator integrated circuit. Gate J9 can, for example, F7 can, for example, each be f of a Texas Instruments or 
be a 1-gate portion of a Texas Instruments SN5400 or 55 SN54S00 SN74S00 Schottky quad 2-input NAND gate. 
SN7400 quadruple gate. And/or invert gate K9 can, for example, be half of a 
Referring again to FIG. 4, gate M12 can, for example, Texas Instruments SN74S51 integrated circuit. Resis- 
be a 1-gate portion of a Texas Instruments SN54H00 or tors R2, R5, R21 and R21 can, for example, each have 
SN74H00 quad 2-input NAND gate integrated circuit. a resistance of 1K ohm, and each have applied thereto a 
Device L15 can, for example, be a Texas Instruments 60 external voltage of plus five (5) volts. Gates F6, F6 and 
SN74S55 integrated circuit. Resistors R9, R13, R14, F6 can, for example, each be 4 of a Texas Instruments 
R15, Rl6, R17, R18, R19, R20 and R8 can each, for SN74Sll integrated circuit. Gates 56, 56, F5 and F5 
example, have a resistance of 1K ohms and an applied can, for example, each be a 1-gate portion of a Texas 
external voltage of plus five (5) volts. Resistor R10 can, Instruments Sn74S08 integrated circuit. OR gates L6 
for example, have a resistance of 5K ohms, and resistor 65 and J5 can, for example, each be a l-gate portion of a 
R11 can, for example, have a resistance of 2.5K ohms. Texas Instruments SN74S32 integrated circuit. Four-bit 
Capacitor C5 can, for example, have a capacitance of shift register L1 can, for example, be a Texas Instru- 
0.01 microfarad, and capacitor C6 can, for example, ments SN54194 or SN74194 four-bit bi-directional uni- 
grated circuit. 
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v e d  shift register. Devices K13, K13 and K13 can, for 
example, each be a portion of a Texas Instruments 
SN74LS04 integrated circuit. Gate 58 can, for example, 
be 4 of a Texas Instruments SN74S10 integrated circuit. 
Gate M12 can, for example, be 1-gate portion of a Texas 
Instruments SN54H00 or SN74HOO quad 2-input 
NAND gate. 
Referring again to FIG. 6, devices H1 and H2 can 
each, for example, be an Advanced Micro Devices 
AM26S12A device. Resistors R4, R22, R23, R24, R25, 
R2f5, R27, R28 and R29 can, for example, each have a 
resistance of 1K ohms and can, for example, each have 
an external voltage of plus five (5 )  volts applied thereto. 
Devices MI, M2, M3, M4, M13, M14 and M1S can, for 
example, each be an Advanced Micro Devices 
AM26LS31 device. Devices J1 and F8 can, for exam- 
ple, each be 1/6 of a Texas Instruments SN74S04 
Schottky hex inverter. AND gates L5 and L5 can, for 
example, each be 4 of a Texas Instruments SN74S08 
Schottky quad 2-input AND gate. OR gate K2 can, for 
example, be 4 of a Texas Instruments SN74S32 
Schottky quad 2-input OR gate. NAND gate K3 can, 
for example, be 4 of a Texas Instruments SN74S20 
Schottky dual 4-input NAND gate. Gate K7 can, for 
example, be 4 of a Texas Instruments SN74SOO 
The present embodiment is not l i i t ed  to the particu- 
lar devices given above nor to devices from the particu- 
lar manufacturers given above. Other equivalent com- 
ponents can be substituted therefor. 
Obviously, many modifications and variations of the 
present invention are possible in light of the above 
teachings. It is therefore to be understood that within 
the scope of the appended claims, the invention,may be 
practiced otherwise than as specifically described. 
Schottky quad 2-input NAND gate. 
What is claimed is: 
1. Apparatus for facilitating transfer of an information 
signal between a fust device and a second device, com- 
first switching means, receiving a selection signal and 
adapted to receive a fust signal from the fust de- 
vice and a second signal from the second device, 
for producing the first signal or the second signal, 
in response to said selection signal, as a third signal; 
fmt signal generating means receiving said third sig- 
nal for generating a switching signal in response to 
said third signal; 
second switching means, receiving said switching 
signal, and adapted to receive an initialization sig- 
nal from the fmt device indicative of the direction 
of transfer of an information signal, for producing 
said selection signal indicative of said switching 
signal and the initialization signal; and 
prising: 
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second generating means receiving said selection 
signal, adapted to receive the second signal, and 
adapted to provide an output signal to the second 
device or producing said output signal indicative of 
said selection signal and the second signal to inform 
the second device whether or not to receive or 
cease producing information signals. 
2. Apparatus for transmission of information signals 
fmt switching means, receiving a selection signal, 
adapted to receive a fmt signal from the first de- 
vice indicative of whether the fust device is ready 
to provide an information signal to the second 
device, and adapted to receive a second signal from 
the second device indicative of whether the second 
device is ready to receive an information signal, for 
producing the first signal or the second signal, in 
response to said selection signal, as a third signal; 
fust signal generating means receiving said third sig- 
nal for generating a switching signal indicative of 
said third signal; 
second switching means receiving said switching 
signal, and adapted to receive an initialization sig- 
nal from one device for producing said selection 
signal indicative of said switching signal and the 
initialization signal; 
second signal generating means receiving said selec- 
tion signal, adapted to receive the second signal, 
'and adapted, to provide an output signal to the 
second device, for producing said output signal 
indicative of said selection signal and the second 
signal to inform the second device whether an 
information signal is available for transmission to 
the second device; and 
data handling means adapted to receive the informa- 
tion signal, the fmt signal and the second signal, 
and adapted to provide the information signal to 
the second device in response to the second signal. 
3. Apparatus as recited in claim 1 or 2 wherein said 
40 first switching means comprises a multiplexer whose 
multiplexing state is determined by said selection signal. 
4. Apparatus as recited in claim 1 or 2 wherein said 
second switching means comprises a flipflop whose 
initial state for facilitating transfer of an information 
45 signal is determined by the initialization signal, and 
whose state is changed by said switching signal. 
5. Apparatus as recited in claim 1 or 2 wherein said 
first signal generating means comprises pulse generating 
means for producing a pulse in response to changes in 
6. Apparatus as recited in claim 1 or 2 wherein said 
5 
from a first device to a second device, comprising: 
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50 said third signal. 
second-ignal generating means comprises gating means 
producing said output signal in response to said selec- 
tion signal and nonpresence of the second signal. * * * * *  55 
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